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A system for converting video signals from a camera 
to digital outputs indicating brightness levels, comprising 
a circuit for sampling the camera AC output and generat- 
ing a pulse of a length proportional to the peak value 
of the sample, the pulse length operating a counter with 
digital output. 
ORIGIN OF INVENTION 20 
The invention described herein was made in the per- 
formance of work under a NASA contract and is sulbject 
to the provisions of Section 305 of the National Aero- 
nautics and Space Act of 1958, Public Law 85-568 (72 
Stat. 435; 42 USC 2457). 
BACKGROUND OF THE INVENTION 
25 
This invention relates to video signals processing sys- 
Television or video signals are often generated by a 30 
tems. 
camera delivering an alternating current modulated by 
the brightness level at points along the camera screen. In 
some applications, it is necessary to extensively process 
such signals for transmission to a receiver. For example, 
in some television systems used on extraterrestrial space 35 
probes for transmitting pictures to the earth, the output 
of the television camera is converted to digital counts indi- 
cating brightness levels, which are recorded on magnetic 
tape for later transmission to the earth. 
output of the television camera was demodulated to de- 
rive its envelope, and the DC level of the envelope was 
sampled at regular intervals to control the digital count 
which indicated brightness level. The demodulation cir- 
cuitry functioned by utilizing hold circuits for holding the 45 
peak level of each AC cycle until the next peak. Due to 
losses, stray coupling, and other factors, the demodulation 
circuitry yielded inaccurate envelope values, particularly 
between AC peaks. The sampling of the envelope was 
often performed by generating a ramp waveform at regu- 50 
lar intervals 'and noting the time elapsed between the be- 
ginning of each ramp and the attainment of a value equal 
to the derived AC envelope. This often resulted in sam- 
pling between AC peaks which resulted in considerable 
errors, and even if sampling happened to occur at the 55 
AC peaks, considerable errors resulted. Furthermore, the 
circuitry required to demodulate was complex and there- 
fore not of the highest reliability. 
OBJECTS AND SUMMARY OF THE INVENTION 
In some of the systems available heretofore, the AC 40 
n A  
~ ~~~~ ~ 
the back of the image-containing screen generates an AC 
signal which is modulated by the brightness levels of the 
screen image as the electron beam sweeps the screen. The 
system of the invention first amplifies the AC output from 
the vidicon tube. In some applications, it is desired to 
sample the AC signal at intervals such as every seventh 
cycle, to reduce the bandwidth required for storage and 
transmission. Accordingly, one cycle or one-half of one 
cycle of every seven cycles is passed through a signal 
selecting gate. The positive part of the cycle is DC re 
stored, that is, the beginning of the half cycle is brought 
to a zero or reference level, and this half cycle signal is 
delivered to a converter. The converter converts the peak 
amplitude of the half cycle to a pulse with a width pro- 
portional to the peak ampljtude. The output of the con- 
verter drives a counter, the length of the pulse determin- 
ing the number of counts generated for a sample. The out- 
put of the counter may be recorded on magnetic tape 
for later transmission. 
The converter which produces a pulse having a width 
proportional to the peak amplitude of the half cycle sam- 
ple from the vidicon tube provides a high precision of 
conversion. The converter utilizes a capacitor, which dis- 
charges as the input rises towards its peak. When the half 
cycle input reaches its peak and starts to decline, the cir- 
cuitry for carrying the discharge current to the capacitor 
is turned off, and the capacitor is recharged at a steady 
rate by a constant current source. The time required for 
the capacitor to recharge to its initial voltage level is 
accurately proportional to the peak voltage of the half 
cycle. The actual peak value of a half cycle from the 
video camera governs the converter output, rather than 
an attempted average value between peaks, as occurs when 
the input to a converter is taken from an envelope of the 
camera output as in previous systems. 
A more complete understanding of the invention can 
be had by considering the following detailed description 
and claims when considered in conjunction with the ac- 
companying drawings. 
BRIEF DESCRIPTION OF THE DRAWINGS 
FIG. 1 is a schematic-block diagram of a television 
signal processing system constructed in accordance with 
the invention; 
FIG. 2 is a circuit diagram of a peak-amplitude-to-time 
signal converter of the diagram of FIG. 1; and 
FIG. 3 is a circuit diagram of a signal selecting gate 
and DC restorer circuit combination of the diagram of 
FIG. 1. 
DESCRIPTION OF THE PREFERRED 
EMBODIMENT 
FIG. 1 is a schematic diagram of a television signal 
processing system f5r generating digital output signals at 
output 18, of AC video signals received at input /2. The 
in'puts at 22 are alternating current signals with peak- 
to-peak voltages at each cycle proportional to the im 
intensity at a point on an image. The signals at input 
are typically derived from a vidicon camera shown at 14. 
Ths vidicon camera 14 typically includes a picture tube 
Accordingly, one object of this invention is to provide 16 with an electron gun 18 at one end and a screen 20 
video signal processing circuitry which enables more ac- at the other end. The screen includes a transparent con- 
curate sampling of video brightness levels than has been ductive Plate and a photoconductive surface upon which 
generally achieved with circuitry available heretofore. an image is focused. The photoconductive surface is 
Another object is to provide video processing equip- 65 charged at each area toward the conductive plate poten- 
merit which is simpler and more reliable than equipment tial to a degree related to its illumination at each area. 
athilable heretofore. The electron beam from the gun 18 deposits sufficient elec- 
f i e  present invention provides a television signal proc- trons to return each area of the photoconductive surface 
essing system for generating digital outputs indicating the to cathode potential. This creates a current flow in the 
peak amplitude of AC signal inputs. The AC signal inputs ,o conductive plate proportional to the image intensity at the 
may be derived from a vidicon tube on which an image area being scanned by the electron beam. A chopper cir- 
has been formed. A chopped electron beam directed on cuit 22 provides alternating Current to the electron gun 
ou 
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18 to chop the electron bea so as to obtain a higher sig- 
nal to noise ratio. The output of the screen 20 is a cur- 
rent which alternates at the frequency of currents from 
the chopper circuit 22, with a peak-to-peak voltage at 
each cycle proportional to image intensity at the area 
being hit by the electron beam. This output is passed 
through a load resistor 24, and one side of the load re- 
sistor is connected to the input 12 of the processing sys- 
tem. 
The AC inputs at 12 are first amplified in an AS: pre- 
amplifier 26. The output of the preamplifier is sampled 
by a signal selecting gate 28. In many situations, the 
capacity of the storage or transmitting system which re- 
ceives the output 1@ of the processing system is limited, 
and it is desirable to sample the video signal at intervals 
which are as long as possible but which still enable an 
accurate reconstruction of the television picture, such as 
after transmission by a space probe to a receiver on earth. 
Therefore, the signal selecting gate 28 is used to select 
one cycle of the AC input out of every given number of 
cycles such as seven. The selected cycles are delivered to 
a DC restorer circuit 30 which passes one half of the AC 
cycle, and adds a pedestal to it which starts the half 
cycle at zero voltage. The output of the DC restorer 3 
is delivered to a peak-amplitude-to-time signal converter 
32. 
The converter 32 produces one pulse at its output 34 
for each half cycle input from the DC restorer circuit 30, 
the duration of the output pulse at 34 being proportional 
to the peak amplitude of the half cycle input. The pulse 
at 34 is received by an AND gate 36 to open the gate so 
long as the pulse exists. A second input 38 to the AND 
gate 36 is derived from a clock 40 which delivers pulses 
at a constant rate. These pulses pass through the AND 
gate 36 during the period when the pulse at 34 exists. The 
clock pulses passing through the AND gate 36 are counted 
by a counter circuit 42. At regular intervals equal to the 
period between samples taken by the signal selecting gate 
28, the count in the counter circuit 42 is delivered through 
a transfer gate 44 to a shift register 46. Immediately after 
the delivery of the count to the shift register 46, the 
counter circuit 42 is reset to zero. The output of the shift 
register 46 is a digital representation of the brightness 
of the vidicon image at the time a sample is taken by the 
signal selecting gate 28. An 8-bit binary counter circuit 
42 can distinguish 256 different levels of brightness. In 
one system used in connection with an extraterrestrial 
space probe, the 8-bit co from the register 46 are de- 
livered from the output to a tape recorder for later 
transmission to the earth. 
The peak-amplitude-to-time signal converter 32 pro- 
vides an accurate conversion between the peak amplitude 
of the half cycle input thereto and the width of the pulse 
output at 34. As shown in FIG. 1, the 
prises first amplifier 48, second amplifier 
ing circuit indicated by a transistor 52, a t 
54, a constant current source 56 and a signal driver 58. 
The half cycle input to the amplifier 48 causes it to de- 
liver a negative pulse proportional to the positive pulse . The negative pulse output of amplifier 48 
is delivered to the transistor 52 to turn it on and allow 
it to discharge the timing capacitor 54, which has been 
previously charged. The voltage change across the timing 
capacitor 54 is proportional to the negative peak of the 
input 51 to the transistor 52. When the input at 51 passes 
its negative peak and begins to increase, the voltage across 
the timing capacitor 54 causes the transistor 52 to be cut 
off so that no current flows therethrough. Prom the time 
of cutoff, the timing capacitor 54 begins to be charged 
by the constant current source 56 from voltage V, toward 
voltage V3 (both V3 and V, are negative with respect to 
ground, V3 being more negative than V,) . 
When the voltage across the timing capacitor 54 reaches 
a level V3, the current through the constant current source 
56 i s  equal to the leakage current through the transistor 
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52 plus current through the input of amplifier 50, and the 
voltage across the timing capacitor no longer changes. 
So long as the voltage at junction 60, which is equal to 
the voltage across the timing capacitor 54, is greater than 
V3, amplifier 568 provides a large output. This output is 
delivered to signal driver 58, causing it to deliver a pulse 
on its output 34. When the 
reaches the level V3, the amp 
a large output and the pulse 
58 drops to a zero level. Thus, the length of the pulse 
output from signal driver 58 is proportional to the time 
required €or the timing capacitor 54 to charge, negatively, 
from V4 to V3, which is proportional to the peak ampli- 
tude of the input 49 of the AC half cycle. 
FIG. 2 is a detailed circuit diagram of the peak-magni- 
tude-to-time signal converter 32 of FIG. 1. The circuit 
of FIG. 2 includes components corresponding to those 
in the converter 32 of FIG. 1, with the input 62 corre- 
sponding to input 49 in FIG. 1, transsistors 64 and 68 
forming an amplifier corresponding to the amplifier 48 
in FIG. 1, transistors 70 and 72 forming an amplifier 
corresponding to the amplifier 58 of FIG. 1, transistor 
74 forming a discharge amplifier circuit corresponding to 
the transistor 52 of FIG. 1, capacitor 76 corresponding 
to the timing capacitor 54 of FIG. 1, transistor 48 form- 
ing a constant current source corresponding to the source 
56 of FIG. 1, and transistor 80 forming a signal driver 
corresponding to the driver 58 of FIG. 1. 
In the circuit of FIG. 2, junction 64 receives the half 
cycle voltage from the DC restorer circuit, and junction 
82 has a voltage which changes as much as the voltage 
at 64 changes while the input at 62 is rising. The amount 
of current passing through transistor 7 4  to the timing 
capacitor 46 to raise its voltage from a fully charged 
negative value of V3 to a discharge negative value of 
V4, is dependent upon the peak voltage reached at the 
junction 64. When the input at 62 reaches its peak and 
begins to decrease, the transistor 74 is cut off and the 
timing capacitor 76 is recharged toward its negative volt- 
age V3 by a current of constant amplitude through the 
transistor 78. The voltage at capacitor terminal 82 drives 
the transistor 58, thereby controlling the voltage at junc- 
tion 84, which is the input to the base of transistor 70. 
This controls the current through transistors 72, and the 
voltage at junction 86, which is connected to the base of 
transistor 88, thereby controlling the duration of the 
pulse at the output 88, which corresponds to the output 
34 in FIG. 1. 
FIG. 3 is a detailed circuit diagram of a signal select- 
ing gate and DC restorer circuit corresponding to the 
gate 28 and restorer circuit 30 of FIG. 1. In the circuit 
of FIG. 3, the input 90 corresponds to the input 27 to 
the signal selecting gate 28 of FIG. 1. The circuit of FIG. 
3 includes a field effect transistor 92 which serves as a 
signal gate to pass only one out of every seven AC cycles 
at the input 90. A signal select control input terminal 
receives signals synchronized with inputs to the chopper 
circuit 22 of FIG. 1, so that a voltage is received at ter- 
minal 94 for six of every seven cycles of the chopper 
circuit. Accordingly, only every seventh complete cycle 
of the amplitude m lated signal is passed through the 
gate, the transistor being on for the remaining time 
so that the other cycles of signals are shorted to 
ground. Transistor 96 serves as an emitter follower hav- 
ing a high input impedance. Diode 02 serves to provide 
DC restoring, while diode 3100 is used for temperature 
compensation to correct for voltage chang 
with changes in temperature across diode 
104 is used for establishing a reference level for the half 
cycle outputs at 106 equal to the output obtained when 
the vidicon tube views a completely dark scene, obtained 
by scanning a dark mask placed over the vidicon tube. 
Transistor 108 provides an emitter following buffer stage. 
A television signal processing system has been con- 
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structed ia accordance with the circuits shown in FIGS. 
1, 2 and 3, with the following component value: 
Component: 
TABLE 2-Continued 
Component: Component value 
TABLE 1.4OMPONENT VALUES FOR FIG. 2 R44 ------____-_-----_----------do_--- 82SK 
Component value R46 ------____--_---------------dO---- 1K 
Vi1  do-_--- volt^-- -6 
Vi2 ------_-_-_-_----___--_-----~d~---- -1-15 
Vi3  do --- -15 
Vi, ------_-_____----___--------do__---- +40 
V15 - - - - - - - - - - -_-_--------_-----dO---_ 
Vi7 ------___-_-__---,-_--__---,do---- 
Vi8 ------_____-_-----_-____---,do___--- -6 
c1 __---__----________-1___L__1___ pf_- 0.1 
c2 _____---__--___--________--____pf__ 10 
c4 ______-- - - -___-_____-__________pf__  
C, -----------_------------------_pf-i 330 
Ct _-_-_---__-_-----______--_--_--pf-- 9600 
R1 _ _ _ _ _ _  ____- ___3______________ ohms-- 5.62K 
R2 _----_-_--_-_____-_____-----_d~__-, 1.2K 
R3 -____ - _ _ _ _ _ _ _ _ _ _ _  -_- ___ - -___ do---- 392K 
R4 _____-_-_______-________-____do _ _  221 
Rs _-------_-_--____--__-___--,-dol_-_ 562 15 
+ l 5  
vi6 -__---__________-___________do __-- -15 
+40 
loo 10 
_----------___--___-__-----,-do-_--- 24.3K The processing system constructed in accordance with 
R~ _____________________________do _ _ _ _  1 . 5 ~  the above tables received a carrier signal from the video 
R~ I_________________-__________ do _ _ _  2 4 . 3 ~  camera of 20 Wz. carrier frequency which, after amplifi- 
R~ _ _ _ _ _ _ _ _ _ _  ______do _ _ _ _  51 cation by the preamplifier 26, sholwn in FIG. 1, provided 
Rlo ________________________---_do _ _ _  31.6K 20 an output 27 ranging from 400 mililvolts peak-to-peak to 
Rll _ _ _ _  ____________do _ _ _ _  2 6 . 7 ~  4.0 volts peak-tweak. The system provided an 8-bit, 256 
R~~ ______i_____________________ do _ _  1 0 ~  level digital word with an accuracy of plus or minus one 
R~~ _ _ _ _ _ _ _ _ _ _  ,_do ____  82 level over the entire input signal range in operating tem- 
R14 _ _ _ _  - _ _ _ _  - _________________i do _ _ _  270 peratures Of -loo c* to c* 
R~~ ____________________________do _ _ _ _  3 0 ~  25 While a particular embodiment of the invention has R~~ ____________________-__-__-_do _ _ _ _ 3~ been illustrated and described, it should be understood 
R~~ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ - _  do __-_ 2 2 0 ~  that many modifications and variations may be resorted to 
R~~ _____________________________do _ _ _  63.gK by those skilled in the art, and the scope of the invention 
R19 _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _  ,_do _ _ _ _  1.62K is limited only by a just interpretation of the followinn 
66 ............................ type_- 2N3350 What is claimed is: 
68 __---------___--_______----do___- 2N3350 1. A signal processing system for generating signal out- 
70 ___________________________do _ _ _  2 ~ 2 9 2 0  puts indicating the amplitude of alternating current in- 
72 _______-___________________  do _ _ _ _  2N2920 puts 
80 __-__-________-____________do _ _ _ _  2N930 35 a capcitance; 
74 _c_-_-_-___-____---_____--_do____ 2N3504 iirst means coupled to said capacitance for changing the 
78 ___________________________do _ _ _  2N930 voltage across said capacitance from a first predeter- 
D1 _--------____-_______-_----dO___- 1N916 mined level to a second level, in an amount propor- 
Dz -------------_---__--__----do___- 1N916 tional to the peak amplitude of one cycle of an AC 
D~ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _  do.l____ 1 ~ 7 4 7  40 input thereto, including means defining a third volt- 
V5 _--_--___________________---_volt~-- + l 5  age level, said second level being between said first 
__--- - -________________ ------do---- -15 and third levels, switch means for coupling one side 
VT __-____________-_______-- --_ do _--  +6 of said capacitor to said means defining a third volt- 
Vs -----------___---____-_----,-do_--- -6 age level, and means for closing said switch means 
v9 _____________________________do _ _ _  -6 45 substantially only during an increase in absolute 
vlo - -_-_-____-_____________--~_ao____ value of a varying input to said switch closing means; 
Vi1 ----------___---____-_----,-do_--- -15 +6 means for carrying at least a portion of said curreat 
inputs to said switch closing means; 
second means coupled to said capacitance for changing 
the voltage across said capacitance from said second 
level toward said first predetermnied level at a sub- 
c, ____-____-_ -____-___-___-__-___~f__  0.1 pulse means responsive to the voltage across said capaci- 
c s  _-__________-___________________pf-_ 0.01 tance for generating a pulse commencing substantially 
C7 _______________________________ pf__ 47 55 no later than the beginning of the change of voltage 
c, ____--__-__-____-____-________- / . f_-  0.1 across said capacitance from said second level, and 
e, _____-_-___-_-_____________-___/ . f__ 0.1 terminating at the attainment of approximately said 
92 ___-______________________--type_- 2N3437 first predetermined level of voltage across said capaci- 
96 ------------__--_______----do____ 2N930 tance. 
100 __________________________do _ _ _  1N916 60 2. A processing system as defined in claim 1 wherein: 
102 _-__-_____--___-_-______-_do_-_- 1N916 said means for carrying a portion of said current inputs 
103 -__-______-____-________--do___- 2N2920 to said switch closing means includes DC restoring 
104 -_----------_--_______----do___- 2N2920 means for generating a pulse containing one half of 
108 -----------__---______----do-_-- 2N3504 an AC cycle input thereto with a predetermined 
Rz2 ____________________________ohms__ 30K 65 pedestal. 
R24 _____--_________________-_,-do-_--- 12K 3. A processing system as defined in claim 1 wherein: 
____________________________  do_--- 30K said means for carrying a portion of said current inputs 
RZ8 ___-_______-______________-_da_-__ 1K to said switch closing means includes sampling means 
R30 ------_____-__-_________--__do-_--- l5OK for sampling a full cycle of continuous AC inputs 
R32 ____________________________do __-- lK  70 thereto at regular intervals spaced a plurality of in- 
R34 -____-__-___-___________---_do_--- 15K tegral numbers of AC cycles apart and DC restoring 
R36 ______________________--__-- do --- 200K means coupled to said sampling means for passing 
R38 _____-__---____,___-___--_-_dO_--- 90.9K only one half of the full cycle sample therefrom and 
RM ____--_---_-_____-___---__-_do---- 15K providing a substantially zero pedestal to said half 
RU _____-_ .___________________-_do _ _ _  1.2K 75 cycle passed therethrough. 
R20 --------------------------,-do ___- 6.19K 30 
3.6 v. breakdown. 
50 
TABLE 2.-COMPQNFLNT VALUES FOR FIG. 3 
Component : Component value stantially constant rate; and 
3,541,250 
4. A signal processing system comprising: 
sampling means for generating pulses having peak volt- 
age levels which are proportional to the peak-to-peak 
voltage of single cycles of AC inputs thereto, as 
measured from a predetermined reference level; 
sampling means coupled to said vidicon camera means 
for sampling one complete AC cycle out of a plurality 
of cycles; 
DC restorer means coupled to said sampling means for 
passing the portion of each sampled cycle which is 
above a nominally zero reference level; 
capacitance means; 
first amplifying means coupled to said restorer means 
and said capacitance means for tying the voltage 
across said capacitance means to the output of said 
DC restorer means during only the rising portion 
therefrom; 
constant current means for delivering a constant cur- 
rent to said capacitance means from the time a 
pulse from said DC restorer means begins to decrease 
from its peak level; and 
pulse output means for generating a pulse which begins 
when the pulse from said DC restorer means begins 
to decrease from its peak value and which ends when 
the voltage across said capacitance reaches a pre- 
determined level. 
8. A signal processing system as defined in claim 7 
dark signal means coupled to said DC restorer means 
for establishing said nominally zero reference level 
at the peak level of samples taken when said vidicon 
camera means is scanning an area of reference bright- 
ness. 
timing capacitance means; 
means defining a predetermined voltage level; 
means responsive to said sampling means for connect- 
ing said capacitance means to said means defining 
a predetermined voltage level only during the increase lo 
in absolute magnitude of a pulse (generated by said 
sampling means, for changing the voltage across said 
capacitance means in proportion to the peak voltage 
output of said sampling means; 
charging means for changing the woltage across said 15 
capacitance means at a constant rate from the volt- 
age across said capacitance means attained at ap- 
proximately the peak value of said signal from said 
sampling means to a final predetermined value; and 
pulse generating means for generating a pulse having 20 
a duration determined by the duration of charging 
of said capacitance by said constant charging means. 
§. A processing system as defined in claim 4 including: 
camera means for generating alternating current signals 
indicating brightness levels at areas of an image, 25 
having an output connected to the input of said 
sampling means; and 
dark current reference means for establishing said ref- 
erence level of the said pulses generated by said 
sampling means in accordance with the peak ampli- 30 
tude of AC inputs delivered by said camera means 
when scanning a dark image area. 2,430,139 11/1947 Peterson. 
6. A processing system as defined in claim 4 wherein: 2,824,287 2/1958 Green et al. 
said sampling means includes means for passing only 3,283,320 11/1966 Blachowicz et al. _ _ _ _ _  307-261 
the portion of whole cycles of AC inputs thereto 35 3,351,873 1111967 Kimura _ _ _ _ _ _ _ _ _ _ _ _ _  307-235 
above a nominally zero reference level, to said means 3,390,354 611968 Munch _ _ _ _ _ _ _ _ _ _ _ _ _ _ _  332-1 
for changing the *voltage across said capacitance 
means. RICHARD MURRAY, Primary Examiner 
9. A television signal processing system comprising: 
vidicon camera means for generating alternating cur- 
rents whose peak-to-peak value at every cycle is de- 
pendent upon the brightness level of a particular 
image area; 
including: 
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